

(10) 国際公開番号
WO 01/26235 A1

- (84) 指定国 (広域): ARIPO 特許 (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), ユーラシア特許 (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), ヨーロッパ特許 (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT,

(S7) Abstract: The column numbers and row numbers of a two-dimensional array are incremented by a counter control unit (101) a block interleaver represented by the two-dimensional array and outputted as read address values. The read address values are inputted to a bit inversion unit (102) by which bit inversion is conducted. A row conversion unit (103) outputs address values corresponding to the bit inversion output values and the row numbers from the counter control unit (101) as row conversion values. A shift register (104) bit-shifts the output values of the bit inversion unit (102) and outputs the bit-shifted values as address offset values. An adder (105) adds the address offset values to the row conversion values. A value comparator (106) compares the sum values with the interleave size and outputs data within the interleave size as address values.

〔繞葉有〕